A new empirical equation for predicting the thermal-fatigue life of wafer level chip scale package (WLCSP) solder joints on printed circuit board (PCB) is presented. The solder joints are subjected to thermal cycling and their crack lengths at different thermal cycles are measured. Also, the average strain energy density around the crack tip of different crack lengths in the corner solder joint is determined by a time-dependent nonlinear fracture mechanics with finite element method. The solder is assumed to be a temperature-dependent elastic-plastic and a time-dependent creep material.
1.
Lau, J. H., 2000, Low Cost Flip Chip Technologies for DCA, WLCSP, and PBGA Assemblies, McGraw-Hill, New York, NY.
2.
Lau, J. H., and Lee, S. W., 2001, Microvias for Low Cost, High Density Interconnects, McGraw-Hill, New York, NY.
3.
Lau, J. H., and Lee, S. W., 1999, Chip Scale Package: Design, Materials, Process, Reliability, and Applications, McGraw-Hill, New York, NY, 1999.
4.
Nguyen, L., N., Kelkar, and Takiar, H., 2000, “A Manufacturing Perspective of Wafer Level CSP,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 97–100.
5.
Topper, M., Auersperg, J., Glaw, V., Kaskoun, K., Prack, E., Keser, B., Coskina, P., Jager, D., Petter, D., Ehrmann, O., Samulewicz, K., Meinherz, C., Fehlberg, S., Karduck, C., and Reichl, H., 2000, “Fab Integrated Packaging (FIP): A New Concept for High Reliability Wafer-Level Chip Size Packaging,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 74–80.
6.
Ahn, M., Lee, D., and Kang, S., 2000, “Optimal Structure of Wafer Level Package for the Electrical Performance,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 530–534.
7.
Mirza, A. R., 2000, “One Micron Precision, Wafer-Level Aligned Bonding for Interconnect, MEMS and Packaging Applications,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 676–680.
8.
Simon, J., and Reichl, H., 2000, “Board Level Reliability of a Waferlevel CSP using Stacked Solder Spheres and a Solder Support Structure S3,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 81–86.
9.
Teutsch, T., Oppert, T., Zakel, E., Klusmann, E., Meyer, H., Schulz, R., and Schulze, J., 2000, “Wafer Level CSP using Low Cost Electroless Redistribution Layer,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 107–113.
10.
Tong, Q., Ma, B., Zhang, E., Savoca, A., Nguyen, L., Quentin, C., Luo, S., Li, H., Fan, L., and Wong, C. P., 2000, “Recent Advances on a Wafer-Level Flip Chip Packaging Process,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 101–106.
11.
Lau, J. H., Chang, C., and Lee, S. W., 2000, “Solder Joint Crack Propagation Analysis of Wafer-Level Chip Scale Package on Printed Circuit Board Assemblies,” IEEE Proceedings of Electronic Components & Technology Conference, May, pp. 1360–1368.
12.
Lau, J. H., Pan, S., and Chang, C., 2000, “Nonlinear Fracture Mechanics Analysis of Wafer-Level Chip Scale Package Solder Joints with Cracks,” Proceedings of IMAPS 2000 Microelectronics Conference, Sept.
13.
Lau, J. H., Chung, T., Lee, S. W., Chang, C., and Chen, C., 1999, “A Novel and Reliable Wafer-Level Chip Scale Package (WLCSP),” Proceedings of the Chip Scale International, SEMI, Sept., pp. H 1–8.
14.
Jim, K. L., Faulkner, G., O’Brien, D., Edwards, D., and Lau, J. H., 1999, “Fabrication of Wafer Level Chip Scale Packaging for Optoelectronic Devices,” IEEE Proceedings of Electronic Components & Technology Conference, June, pp. 1145–1147.
15.
Lau
, J. H.
, Lee
, S. W.
, and Chang
, C.
, 2000
, “Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis
,” ASME Journal of Electronic Packaging
, Dec. 122
(4
), pp. 311
–316
.16.
ANSYS User’s Manual, Revision 5.6.1, 2000.
Copyright © 2002
by ASME
You do not currently have access to this content.