Verified/predictive modeling has become an integral part of electronic packaging product development in order to reduce costs and cycle time. In this paper, interferometric displacement measurement methods are utilized to verify the validity of numerical models for microelectronics packaging design. Three optical methods with submicron sensitivities are employed: moire´ interferometry, microscopic moire´ interferometry and Twyman/Green interferometry. The first two provide contour maps of in-plane displacement fields, and the third maps out-of-plane displacement fields. Their high sensitivity and high spatial resolution make them ideally suited for verification of numerical models. By combining numerical modeling and experimental verification until the results merge, numerical models become more accurate and dependable. Then, the models can be applied extensively to optimize the package designs with confidence that the models provide effective information on material and geometry sensitivity.
Skip Nav Destination
Article navigation
September 1996
Technical Papers
Verification of Numerical Models Used in Microelectronics Packaging Design by Interferometric Displacement Measurement Methods
B. Han,
B. Han
Mechanical Engineering Department, Clemson University, Clemson, SC 29634
Search for other works by this author on:
Y. Guo,
Y. Guo
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
Search for other works by this author on:
C. K. Lim,
C. K. Lim
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
Search for other works by this author on:
D. Caletka
D. Caletka
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
Search for other works by this author on:
B. Han
Mechanical Engineering Department, Clemson University, Clemson, SC 29634
Y. Guo
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
C. K. Lim
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
D. Caletka
IBM Microelectronics Division, IBM Corporation, Endicott, NY 13760
J. Electron. Packag. Sep 1996, 118(3): 157-163 (7 pages)
Published Online: September 1, 1996
Article history
Received:
January 1, 1996
Revised:
April 1, 1996
Online:
November 6, 2007
Citation
Han, B., Guo, Y., Lim, C. K., and Caletka, D. (September 1, 1996). "Verification of Numerical Models Used in Microelectronics Packaging Design by Interferometric Displacement Measurement Methods." ASME. J. Electron. Packag. September 1996; 118(3): 157–163. https://doi.org/10.1115/1.2792146
Download citation file:
Get Email Alerts
Performance Analysis of a Brazed Plate Heat Exchanger During Condensation of R1233zd(E)
J. Electron. Packag (June 2025)
Wideband Equivalent Circuit Modeling and Parameter Extraction Method for Through Via in Ceramic Package Substrate
J. Electron. Packag (June 2025)
Sequential Versus Concurrent Effects in Combined Stress Solder Joint Reliability
J. Electron. Packag (June 2025)
Related Articles
Thermal Deformation Analysis of Various Electronic Packaging Products by Moire´ and Microscopic Moire´ Interferometry
J. Electron. Packag (September,1995)
Measurement of Thermal Deformation of Interconnect Layers Using SIEM
J. Electron. Packag (September,2002)
Validation of Electronic Package Reliability Using Speckle Interferometry
J. Electron. Packag (September,2002)
Determination of Packaging Material Properties Utilizing Image Correlation Techniques
J. Electron. Packag (December,2002)
Related Chapters
Dimensional Measurements and Calibration
Metrology and Instrumentation: Practical Applications for Engineering and Manufacturing
Digital Human in Engineering and Bioengineering Applications
Advances in Computers and Information in Engineering Research, Volume 1
Reliability of Electronic Packaging
Essentials of Electronic Packaging: A Multidisciplinary Approach